Objective
System Verilog combines HDLs and a hardware verification language. It takes an object-oriented programming approach. It also teaches how to code in system Verilog language-which is the most popular Hardware description language used for SoC design and verification in semiconductor industry. |
|
Course Curriculum |
![](images/arrow1.gif) |
Pre-defined and User defined data types |
![](images/arrow1.gif) |
Array types (Static, dynamic, associative) |
![](images/arrow1.gif) |
OOPs programming concepts (Eg: Class, Inheritance) |
![](images/arrow1.gif) |
Constrained random stimulus generation |
![](images/arrow1.gif) |
Casting (Static & dynamic) |
![](images/arrow1.gif) |
SV Schedulers |
![](images/arrow1.gif) |
Inter Process communication (Semaphore, mailbox) |
![](images/arrow1.gif) |
Coverage Analysis (Code, Functional, FSM) |
![](images/arrow1.gif) |
Interfaces and clocking block |
![](images/arrow1.gif) |
Test bench creation using system Verilog concepts |
|
|
![](images/quote.jpg) |